**FIGURE 1A**

10




FIGURE 1B




FIGURE 1B (CONT.)




FIGURE 1C




FIGURE 2




FIGURE 3




FIGURE 3 (CONT.)




FIGURE 3 (CONT.)




FIGURE 3 (CONT.)




FIGURE 4A




FIGURE 4B




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8A




FIGURE 8B






FIGURE 9B




FIGURE 10






FIGURE 12A

22/40





FIGURE 12B








FIGURE 14B




FIGURE 15




FIGURE 16




FIGURE 17

TIMER CONFIGURATION




FIGURE 18

COUNTER CONFIGURATION





FIGURE 19

**FIGURE 20**

TX UART CONFIGURATION




FIGURE 21

RX UART CONFIGURATION




FIGURE 22

SPI MASTER CONFIGURATION




FIGURE 23

SPI SLAVE CONFIGURATION




FIGURE 24




FIGURE 25

200




FIGURE 26




FIGURE 27





FIGURE 28

**FIGURE 29**